Logic Design and Verification Using SystemVerilog (Revised)

Description: Note: Any images shown are stock photographs and product may differ from what is shown. You are purchasing a Good copy of 'Logic Design and Verification Using SystemVerilog (Revised)'Condition Notes: Supports Goodwill of Silicon Valley job training programs. The cover and pages are in Good condition! Any other included accessories are also in Good condition showing use. Use can included some highlighting and writing, page and cover creases as well as other types visible wear.

Price: 50.3 USD

Location: San Jose, California

End Time: 2024-11-18T16:51:34.000Z

Shipping Cost: 0 USD

Product Images

Item Specifics

Return shipping will be paid by: Buyer

All returns accepted: Returns Accepted

Item must be returned within: 30 Days

Refund will be given as: Money Back

Return policy details:

Release Year: 2016

Book Title: Logic Design and Verification Using SystemVerilog (Revised)

Number of Pages: 336 Pages

Publication Name: Logic Design and Verification Using Systemverilog (Revised)

Language: English

Publisher: CreateSpace

Publication Year: 2016

Item Height: 0.8 in

Subject: Logic Design, Software Development & Engineering / Systems Analysis & Design

Item Weight: 26.6 Oz

Type: Textbook

Subject Area: Computers

Author: Donald Thomas

Item Length: 9.7 in

Item Width: 7.4 in

Format: Trade Paperback